

## Step-Down DC/DC Converter With Quad High PSRR LDOs

### General Description

The AAT2614 is a multiple rail power management IC. It integrates a 600mA high-frequency switching-converter and four 300mA linear regulators. The switching power supply is a highly-integrated monolithic step-down converter operating at 1.7MHz, achieving high efficiency with small external components. The four linear regulators are high PSRR low dropout regulators (LDOs) providing accurate regulation and excellent transient response.

The step-down converter and the four LDOs are all fixed voltage outputs of seven combinations for 1V, 1.2V, 1.3V, 1.8V, 2.8V, 3.0V and 3.3V. Over-current or over-temperature protection is active when the overload or over-temperature fault happens and AAT2614 will recover automatically when the fault is removed.

The AAT2614 is available in a Pb-free, thermally enhanced 20-pin TQFN33 package.


### Features

- Current Mode Control DC/DC Converter:
  - Fixed Factory Programmable Output Up to 600mA
  - 1.7MHz Switching Frequency
  - Up to 90% Efficiency
  - Integrated Switching Power FETS
  - Integrated Compensation Network
  - Internal Current Limit
- 4 Low Dropout Regulators with Separate Enable Pins:
  - 300mA per Channel
  - High PSRR
  - Factory Programmable Output
- Integrated Soft-Start
- Over-Current Protection
- Over-Thermal Protection
- TQFN33-20 Package

### Applications


- Cellular Phones
- I/O Power
- Memory Power
- Processor Core Power
- Smart Handheld Devices

### Typical Application



**Step-Down DC/DC Converter With Quad High PSRR LDOs**
**Pin Descriptions for TQFN Package**

Pin #	Symbol	Function	Description
1	INL1	I/O	Power input for LDO1/2. Connect a 2.2 $\mu$ F capacitor between this pin and ground.
2	ENL1	I	Active high enable pin. When pulled high, LDO1 regulates its output to the programmed voltage value.
3	ENL2	I	Active high enable pin. When pulled high, LDO2 regulates its output to the programmed voltage value.
4	INB	I	Power input pin for the switching converter. Connect a 4.7 $\mu$ F capacitor between ground and INB.
5	LX	I/O	DC/DC step-down converter switching node. Connect LX to the terminal of the inductor.
6, 8, 10	PGND	I/O	DC/DC converter power ground.
7	ENB	I	Active high step-down DC/DC converter enable pin.
9	OUTB	O	DC/DC converter output pin. Connect OUTB to a 10 $\mu$ F capacitor connected to ground.
11	ENL3	I	Active high enable pin. When pulled high, LDO3 regulates its output to the programmed voltage value.
12	ENL4	I	Active high enable pin. When pulled high, LDO4 regulates its output to the programmed voltage value.
13, 17	AGND	I/O	Analog ground.
14	OUTL4	O	LDO4 output. Connect a 1 $\mu$ F capacitor between the pin and ground.
15	OUTL3	O	LDO3 output. Connect a 1 $\mu$ F capacitor between the pin and ground.
16	INL2	I/O	Power input for LDO3/4. Connect a 2.2 $\mu$ F capacitor between the pin and ground.
18	N/C		Not connected.
19	OUTL1	O	LDO1 output. Connect a 1 $\mu$ F capacitor between the pin and ground.
20	OUTL2	O	LDO2 output. Connect a 1 $\mu$ F capacitor between the pin and ground.
EP	GND		Exposed pad.

**Pin Configuration**


**Step-Down DC/DC Converter With Quad High PSRR LDOs**
**Absolute Maximum Ratings<sup>1</sup>**

Symbol	Description	Value	Units
	INL1, INL2, INB, OUTL1, OUTL2, OUTL3, OUTL4	-0.3 to 6.0	V
	ENL1, ENL2, ENL3, ENL4	-0.3 to 6.0	
	ENB, OUTB	-0.3 to $V_{INB}$	
	LX to PGND	-0.3 to $V_{INB}$	
	PGND to AGND, AGND to AGND	-0.3 to +0.3	
$T_A$	Operating Temperature Range	-40 to 150	°C
$T_S$	Storage Temperature Range	-65 to 150	
$T_{LEAD}$	Maximum Soldering Temperature (at leads, 10 sec.)	300	

**Thermal Information<sup>3</sup>**

Symbol	Description	Value	Units
$\Theta_{JA}$	Thermal Resistance <sup>4</sup>	50	°C/W
$P_D$	Maximum Power Dissipation	2	W

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

2. Based on long-term current density limitation.

3. Mounted on an FR4 board.

4. Thermal Resistance measured with the device on multi-layer evaluation board in a thermal oven. The amount of power dissipation which will cause the thermal shutdown to activate will depend on the ambient temperature and the PC board layout ability to dissipate the heat. De-rate 30mW/°C above 70°C.

**Step-Down DC/DC Converter With Quad High PSRR LDOs**
**Electrical Characteristics<sup>1</sup>**


$V_{INB} = V_{INL1} = V_{INL2} = 3.6V$ ,  $L = 2.2\mu H$ ,  $C_{INL1,2} = 2.2\mu F$ ,  $C_{INB} = 4.7\mu F$ ,  $C_{OUTB} = 10\mu F$ ,  $V_{INLX} = V_{OUTLX} + 0.7V$ ,  $V_{ENLX} = V_{INLX}$ ,  $C_{OUL1,2,3,4} = 1\mu F$ ,  $T_A = 25^\circ C$  unless otherwise noted.

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>PMU Operation</b>						
$V_{IN}$	Input Voltage		2.5		5.5	V
$UVLO$	Under-Voltage Lockout	Rising		1.9		V
		Hysteresis		100		mV
$T_{SD}$	Thermal Shutdown	Threshold		140		$^\circ C$
		Hysteresis		15		$^\circ C$
$I_Q$	Quiescent Current	$V_{ENB} > 1.5V$ , $V_{ENL1,2,3,4} > 1.5V$ , no load		260	420	$\mu A$
<b>Logic Control</b>						
$V_{IH}$	Input Logic High Threshold	ENL1, ENL2, ENL3, ENL4, ENB	1.5		$V_{INB}$	V
$V_{IL}$	Input Logic Low Threshold	ENL1, ENL2, ENL3, ENL4, ENB			0.4	V
<b>DC-DC Step-Down Converter</b>						
$I_{SHDN}$	Shutdown Current from INB Pin	$V_{ENB} < 0.4V$ , $V_{ENL1,2,3,4} < 0.4V$		0.1	1	$\mu A$
$I_Q$	Quiescent Current	$V_{ENL1,2,3,4} < 0.4V$ , $V_{ENB} > 1.5V$ , $I_{OUTB} = 0mA$		120	280	$\mu A$
$I_{LIM}$	P-Channel Current Limit	$V_{INB} = 2.7V$ to $5.5V$	800			mA
$V_{OUT\_ACC}$	Output Voltage Accuracy	$T_A = -40^\circ C$ to $85^\circ C$ , 20mA load	-3		3	%
$F_{SW}$	Operating Switching Frequency			1.7		MHz
$R_{DS(ON)H}$	High-Side Switch On Resistance	$I_{OUTB} = 200mA$		230		m $\Omega$
		$I_{OUTB} = 200mA$ , $V_{INB} = 2.5V$		280		
$R_{DS(ON)L}$	Low-Side Switch On Resistance	$I_{OUTB} = 200mA$		180		m $\Omega$
		$I_{OUTB} = 200mA$ , $V_{INB} = 2.5V$		220		
<b>LDO</b>						
$I_{SHDN}$	Shutdown Current	$V_{ENB} = V_{ENL} < 0.4V$			1	$\mu A$
$I_{LIM}$	Output Current Limit	$R_{LOAD} = 1\Omega$		500	600	mA
$V_{DROP}$	Dropout Voltage	$I_{OUTL} = 300mA$			500	mV
$V_{OUTL\_ACC}$	Output Voltage Accuracy	$T_A = -40^\circ C$ to $85^\circ C$ , 1mA load	-3		3	%
$\frac{\Delta V_{OUTL}}{\Delta I_{OUTL}}$	Load Regulation	$1mA < I_{OUTL} < 300mA$		0.3	0.6	%
$\frac{\Delta V_{OUTL}}{\Delta V_{INL}}$	Line Regulation	$V_{INL1} = V_{INL2} = 2.7V$ to $5.5V$			0.2	%/V
PSRR	Power Supply Rejection Ratio	$C_{OUT1,2,3,4} = 1\mu F$ , $V_{INL} = V_{OUTL1,2,3,4} + 1V$	f = 100Hz	$I_{OUT} = 10mA$	75	dB
				$I_{OUT} = 150mA$	75	
			f = 1kHz	$I_{OUT} = 10mA$	70	
				$I_{OUT} = 150mA$	70	
			f = 10kHz	$I_{OUT} = 10mA$	50	
				$I_{OUT} = 150mA$	50	
$V_{OUTL\_TC}$	Output Voltage Temperature Coefficient			100		ppm/ $^\circ C$


## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Typical Characteristics—Step-Down (Buck) Converter


**Supply Current vs. Supply Voltage**  
( $V_{ENB}, V_{ENL} > 1.5V$ )




**Buck Quiescent Current vs. Supply Voltage**  
( $V_{OUTB} = 1.2V, V_{ENB} > 1.5V, V_{ENL} < 0.4V$ )




**Switching Frequency vs. Temperature**  
( $V_{INB} = 3.6V, I_{OUT} = 600mA$ )




**Switching Frequency vs. Input Voltage**  
( $V_{OUTB} = 1.2V, I_{OUTB} = 600mA$ )



**Buck Efficiency vs. Output Current**  
( $V_{OUT} = 1.2V; L = 2.2\mu H$ )




**UVLO Voltage vs. Temperature**




**Step-Down DC/DC Converter With Quad High PSRR LDOs**

**Typical Characteristics—Step-Down (Buck) Converter**


**Buck Output Voltage vs. Temperature**  
( $V_{INB} = 3.6V$ ,  $I_{OUT} = 600mA$ )




**Buck Line Regulation**  
( $V_{OUTB} = 1.2V$ ,  $L = 2.2\mu H$ )




**Buck Load Regulation**  
( $V_{INB} = 3.6V$ ;  $V_{OUTB} = 1.2V$ ;  $L = 2.2\mu H$ )




**EN  $V_{IH}$  vs. Supply Voltage**



**EN  $V_{IL}$  vs. Supply Voltage**



**Soft Start**  
( $V_{INB} = 3.6V$ ;  $V_{OUTB} = 1.2V$ ;  $I_{OUTB} = 600mA$ )




## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Typical Characteristics—Step-Down (Buck) Converter

**Buck Load Transient**


( $V_{IN} = 3.6V$ ;  $V_{OUTB} = 1.2V$ ;  $C_{INB} = 10\mu F$ ;  $C_{OUTB} = 10\mu F$ )



Time (40μs/div)

**Buck Line Transient**


( $V_{INB} = 4V$  to  $5V$ ;  $C_{INB} = 10\mu F$ ;  $I_{OUTB} = 600mA$ )



Time (40μs/div)

**Output Ripple**

( $V_{IN} = 3.6V$ ;  $V_{OUT} = 1.2V$ ;  $I_{OUT} = 600mA$ ;  $C_{INB} = 4.7\mu F$ )




Time (0.4μs/div)


## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Typical Characteristics—LDO Regulators


LDO Output Voltage vs. Temperature




LDO Quiescent Current vs. Supply Voltage (Single Channel)




LDO Line Regulation (V<sub>OUTL</sub> = 1.8V)




Dropout Voltage vs. Load Current (V<sub>OUT</sub> = 2.8V)



LDO Load Transient (V<sub>IN</sub> = 3.6V; V<sub>OUTL</sub> = 1.8V; C<sub>INL</sub> = 2.2µF; C<sub>OUTL</sub> = 1µF)




LDO Line Transient (V<sub>INB</sub> = 4V to 5V; I<sub>OUTL</sub> = 300mA)




## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Typical Characteristics—LDO Regulators

**LDO Power Supply Rejection Ratio, PSRR**  
 ( $I_{OUT1} = 10\text{mA}$ , BW = 100~100KHz)



**Step-Down DC/DC Converter With Quad High PSRR LDOs**
**Block Diagram**

**Functional Description**

The AAT2614 is a compact power management solution. It integrates a step-down converter with four high PSRR low-dropout regulators to provide power from a wall adapter, USB port, or a single-cell Lithium Ion/Polymer battery or dual cell alkaline battery.

The AAT2614 uses fixed-frequency peak current control architecture. Light load mode is used to enhance light load efficiency. Compensation is integrated to reduce the

number of external components and achieve excellent transient response and load and line regulation.

The ideal 1.7MHz switching frequency allows the use of smaller output filter components for improved power density, reduced external component size, and optimized output voltage ripple.

The AAT2614 has five separate enable pins to control buck converter and four LDO regulator outputs' startup. Also see the "Enable Function" section in the Applications Information section of this datasheet.

## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Synchronous Step-Down Converter

The AAT2614 contains one high performance 600mA, 1.7MHz synchronous step-down converter. The step-down converter operates to ensure high efficiency performance over all load conditions.

The input voltage range is from 2.5V to 5.5V, and the output voltage is fixed and can be trimmed as shown in the Ordering Information section of this datasheet. Power devices are sized for 600mA current capability while maintaining over 85% efficiency at full load. High efficiency is maintained at lower currents

A high DC gain error amplifier with internal compensation controls the output. It provides excellent transient response and load/line regulation. The converter has soft start control to limit inrush current.

Apart from the input capacitor, only a small L-C filter is required at the output side for the step-down converter to operate properly. Typically, a 2.2 $\mu$ H inductor and a 10 $\mu$ F ceramic capacitor are recommended for low output voltage ripple and small component size.

### Control Loop

The converter is a peak current mode step-down converter. The inner, wide bandwidth loop controls the inductor peak current. The inductor current is sensed through the P-channel MOSFET (high side) and is also used for short circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage programmed current source in parallel with the output capacitor. The output of the voltage error amplifier programs the current mode loop for the necessary peak inductor current to force a constant output voltage for all load and line conditions. The voltage feedback resistive divider is internal and the error amplifier reference voltage is 0.6V. The voltage loop has a high DC gain making for excellent DC load and line regulation. The internal voltage loop compensation is located at the output of the transconductance voltage error amplifier.

### Soft-Start

Soft start increases the inductor current limit point linearly when the input voltage or enable input is applied. It limits the current surge seen at the input and eliminates output voltage overshoot.

### Current Limit and Over-Temperature Protection

For overload conditions the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction over-temperature threshold is 140°C with 15°C of hysteresis.

### LDO Regulator

The advanced circuit design of the linear regulator has been specifically optimized for very fast start-up and shutdown timing. This proprietary LDO has also been tailored for superior transient response characteristics. These traits are particularly important for applications which require fast power supply timing.

The high-speed turn-on capability is enabled through the implementation of a fast start control circuit, which accelerates the power up behavior of fundamental control and feedback circuits within the LDO regulator. Fast turn-off time response is achieved by an active output pull down circuit, which is enabled when the LDO regulator is placed in the shutdown mode. This active fast shutdown circuit has no adverse effect on normal device operation. The LDO regulator output has been specifically optimized to function with low cost, low ESR ceramic capacitors. However, the design will allow for operation over a wide range of capacitor types.

The regulator comes with complete short circuit and thermal protection. The combination of these two internal protection circuits gives a comprehensive safety system to guard against extreme adverse operating conditions.

## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Application Information

#### Step-down Converter

##### Input Capacitor

Select a 4.7uF to 10uF X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level ( $V_{pp}$ ) and solve for C. The calculated value varies with input voltage and is a maximum when  $V_{IN}$  is double the output voltage.

$$C_{IN} = \frac{\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)}{\left(\frac{V_{PP}}{I_O} - ESR\right) \cdot F_S}$$

$$D = \frac{V_O}{V_{IN}}$$

$$C_{IN(MIN)} = \frac{1}{\left(\frac{V_{PP}}{I_O} - ESR\right) \cdot 4 \cdot F_S}$$

Where  $C_{IN}$  is the input capacitance,  $V_{IN}$  is the input voltage,  $V_O$  is the output voltage,  $f_s$  is the switching frequency,  $I_O$  is the output current, ESR is the equivalent series resistor of output capacitor, and D is the duty cycle.

The maximum input capacitor RMS current is:

$$I_{RMS} = I_O \cdot \sqrt{\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)}$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$I_{RMS} = \frac{I_O}{2}$$

The maximum input voltage ripple also appears at 50% duty cycle.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT2614. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize parasitic inductances, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

The proper placement of the input capacitor (C1, C2, and C3) is shown in the evaluation board layout in Figure 2.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result. Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR/ESL bypass ceramic capacitor. This dampens the high Q network and stabilizes the system.

##### Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A typical 4.7uF X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot F_S}$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

## Step-Down DC/DC Converter With Quad High PSRR LDOs

### Output Inductor

For most designs, the AAT2614 operates with inductor values of 1.0 $\mu$ H to 4.7 $\mu$ H. Inductors with low inductance values are physically smaller but generate higher inductor current ripple leading to higher output voltage ripple. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot \Delta I_L \cdot f_{OSC}}$$

Where  $\Delta I_L$  is inductor ripple current. Large value inductors result in lower ripple current and small value inductors result in high ripple current. Choose inductor ripple current approximately 30% of the maximum load current 0.6A, or

$$\Delta I_L = 180\text{mA}$$

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. The DC current rating of the inductor should be at least equal to the maximum load current plus half the inductor ripple current to prevent core saturation (0.6A + 180mA).

Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR.

Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

### Thermal Calculations

There are three types of losses associated with the AAT2614 step-down converters: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the  $R_{DS(ON)}$  characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, with continuous conduction mode (CCM), a simplified form of the losses is given by:

$$P_{BUCK} = I_O^2 \cdot \left( R_{DS(ON)P} \cdot \frac{V_O}{V_{IN}} + R_{DS(ON)N} \cdot \left[ 1 - \frac{V_O}{V_{IN}} \right] \right) + t_{SW} \cdot f_s \cdot I_O \cdot V_{IN} + I_Q \cdot V_{IN}$$

Where  $I_Q$  is the step-down converter quiescent current,  $t_{SW}$  is the switching time,  $R_{DS(ON)P}$  and  $R_{DS(ON)N}$  are the high side and low side switching MOSFETs' on-resistance.  $V_{IN}$ ,  $V_O$  and  $I_O$  are the input voltage, the output voltage and the load current.

Since  $R_{DS(ON)}$ , quiescent current and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the  $\theta_{JA}$  for the package.

$$T_{J(MAX)} = P_{TOTAL} \cdot \theta_{JA} + T_A$$

### Enable Function

The AAT2614 features one buck output enable/disable function for buck converter. This pin (ENB) is active high and is compatible with CMOS logic. To assure the buck output will switch on, the ENB turn-on control level must be greater than 2.4V. The buck converter will go into the disable shutdown mode when the voltage on the ENB pin falls below 0.6V. If the enable function is not needed in a specific application, it may be tied to  $V_{IN}$  to keep the buck output in a continuously on state.

### Low Dropout Regulator

#### Input Capacitor

Typically, a 2.2 $\mu$ F or larger capacitor is recommended for  $C_{IN}$  in most applications. A  $C_{IN}$  capacitor is not required for basic LDO regulator operation. However, if the LDO is physically located any distance more than one or two centimeters from the input power source, a  $C_{IN}$  capacitor will be needed for stable operation.  $C_{IN}$  should be located as closely to the device  $V_{INL}$  pin as practically possible.  $C_{IN}$  values greater than 1 $\mu$ F will offer superior input line transient response and will assist in maximizing the power supply ripple rejection.

Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for  $C_{IN}$  as there is no specific capacitor ESR requirement. For better performance, ceramic capacitors are recommended for  $C_{IN}$  due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices.

#### Output Capacitor

For proper load voltage regulation and operational stability, a capacitor is required between pins  $V_{OUT}$  and GND. The  $C_{OUT}$  capacitor connection to the LDO regulator ground pin should be made as direct as practically possible for maximum device performance. The AAT2614 LDOs have been specifically designed to function with very low ESR ceramic capacitors. Although the device is

## Step-Down DC/DC Converter With Quad High PSRR LDOs

intended to operate with these low ESR capacitors, it is stable over a very wide range of capacitor ESR, thus it will also work with some higher ESR tantalum or aluminum electrolytic capacitors. However, for best performance, ceramic capacitors are recommended.

The value of  $C_{OUT}$  typically ranges from  $1\mu\text{F}$  to  $10\mu\text{F}$ ; however,  $1\mu\text{F}$  is sufficient for most operating conditions.

### Enable Function

The AAT2614 features four LDO regulator enable/disable function for LDO1/2/3/4 respectively. These pins (ENL1, ENL2, ENL3 and ENL4) are active high and are compatible with CMOS logic. To assure the LDO regulator will switch on, the EN turn-on control level must be greater than 2.4V. The LDO regulator will go into the disable shutdown mode when the voltage on the EN pin falls below 0.6V. If the enable function is not needed in a specific application, it may be tied to  $V_{IN}$  to keep the LDO regulator in a continuously on state.

### Short-circuit and Thermal Protection

The AAT2614 LDOs are protected by both current limit and over-temperature protection circuitry. The internal short-circuit current limit is designed to activate when the output load demand exceeds the maximum rated output. If a short-circuit condition were to continually draw more than the current limit threshold, the LDO regulator's output voltage would drop to a level necessary to supply the current demanded by the load. Under short-circuit or other over-current operating conditions, the output voltage would drop and the AAT2614's die temperature would rapidly increase. Once the regulator's power dissipation capacity has been exceeded and the internal die temperature reaches approximately  $140^{\circ}\text{C}$  the system thermal protection circuit will become active. The internal thermal protection circuit will actively turn off the LDO regulator output pass device to prevent the possibility of over-temperature damage. The LDO regulator output will remain in a shutdown state until the internal die temperature falls back below the  $140^{\circ}\text{C}$  trip point.

The interaction between the short-circuit and thermal protection systems allows the LDO regulator to withstand indefinite short-circuit conditions without sustaining permanent damage.

### No-Load Stability

The AAT2614 LDO is designed to maintain output voltage regulation and stability under operational no-load conditions. This is an important characteristic for applications where the output current may drop to zero. An output capacitor is required for stability under no-load operating conditions. Refer to the Output Capacitor section of this datasheet for recommended typical output capacitor values.

### Internal Power Supply


The AAT2614 internal circuitry uses INL1 as the internal power supply. The buck output OUTB will have no output when INL1 is not connected to power.

### Layout Considerations

The suggested PCB layout for the AAT2614 is shown in Figures 2. The following guidelines are recommended to ensure a proper layout:


1. The input capacitor (C1, C2, C3) and output capacitor (C4, C5, C6, C7, C8) should be connected as close as possible to the pins (VIN, VOUT) and power ground (PGND) to minimize any parasitic inductance in the switched current path which generates a large voltage spike during the switching interval.
2. The power traces (GND, LX, and INB) should be kept short, direct, and wide to allow large current flow. Place sufficient multiply-layer pads when needed to change the trace layer.
3. The output capacitor C8 and L1 should be connected as closely as possible. The connection of L1 to the LX pins should be as short as possible and there should not be any signal lines under the inductor.
4. The feedback traces or OUTB pins (Pin 9) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation.
5. The resistance of the trace from the load returns to PGND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
6. The ground pin of exposed pad should connect to AGND internal plane with multiple vias to decrease the effect of large power ground PGND noise on the analog ground.
7. The ground pins of LDO output capacitors should connect to AGND.

**Step-Down DC/DC Converter With Quad High PSRR LDOs**




**Figure 1: AAT2614IDG-2 Evaluation Board Schematic.**


**Step-Down DC/DC Converter With Quad High PSRR LDOs**




*a: Top Side*



*b: Internal Plane 1 (AGND)*



*c: Internal Plane 2 (PGND)*



*d: Bottom Side*

**Figure 2: AAT2614IDG-2 Evaluation Board Layout.**

## Step-Down DC/DC Converter With Quad High PSRR LDOs

Component	Part Number	Description	Manufacturer
U1	AAT2614	Step-Down DC/DC Converter with Quad High PSRR LDOs	Analogic Tech
C1, C2	GRM188R71A225K	Cap Ceramic 2.2µF 0603 X7R 10V 10%	Murata
C3	GRM188R71A106K	Cap Ceramic 10µF 0603 X7R 10V 10%	
C4, C5, C6, C7	GRM188R70J105K	Cap Ceramic 1µF 0603 X7R 6.3V 10%	
C8	GRM188R70J106K	Cap Ceramic 10µF, 0603, X7R 6.3V 10%	
L1	LQH3NPN2R2NG0	2.2µH, 140mΩ, 1.27A, 30%	

**Table 1: AAT2614IDG-2 Evaluation Board Bill of Materials (BOM).**

Manufacturer	Part Number	L (µH)	Max DCR (mΩ)	Saturation Current (A)	Size WxLxH (mm)
Murata	LQH3NP1R5NG0	1.5	100	1.47	3.0x3.0x0.9
	LQH3NP2R2NG0	2.2	140	1.27	
	LQH3NP3R3NG0	3.3	180	0.85	
	LQH3NP4R7NG0	4.7	260	0.8	
Coilcraft	LPA3015-152MLC	1.5	100	1.3	3.1x3.1x1.5
	LPA3015-222MLC	2.2	110	1.1	
	LPA3015-332MLC	3.3	130	1.1	
	LPA3015-472MLC	4.7	200	0.9	

**Table 2: Surface Mount Inductors.**

Manufacturer	Part Number	Value (µF)	Voltage (V)	Tolerance	Temp. Co.	Case
Murata	GRM188R70J105K	1	6.3	10%	X7R	0603
	GRM188R70J106K	10	6.3	10%	X7R	0603
	GRM188R71A225K	2.2	10	10%	X7R	0603
	GRM188R71A475K	4.7	10	10%	X7R	0603
AVX	06036C105KAT	1	6.3	10%	X7R	0603
	06036C106KAT	10	6.3	10%	X7R	0603
	0603ZC225KAT	2.2	10	10%	X7R	0603
	0603ZC475KAT	4.7	10	10%	X7R	0603
KEMET	C0603C105K9RAC	1	6.3	10%	X7R	0603
	C0603C106K9RAC	10	6.3	10%	X7R	0603
	C0603C225K8RAC	2.2	10	10%	X7R	0603
	C0603C475K8RAC	4.7	10	10%	X7R	0603

**Table 3: Surface Mount Capacitors.**


\*Default option.

**Step-Down DC/DC Converter With Quad High PSRR LDOs**
**Ordering Information**

DC-DC Step-Down (V)	LDO1 (V)	LDO2 (V)	LDO3 (V)	LDO4 (V)	Part Marking <sup>1</sup>	Part Number (Tape and Reel) <sup>2, 3</sup>
1	1	2.6	3.0	3.3	L2AYW	AAT2614IDG-1-T1
1.2	1.8	2.8	2.8	2.8	H3AYW	<b>AAT2614IDG-2-T1</b>
1.3	1.8	2.8	2.8	2.8	L4AYW	AAT2614IDG-3-T1
1.3	1.8	2.8	2.8	3.0	L6AYW	AAT2614IDG-4-T1
1.3	1.8	2.8	2.8	3.3	L8AYW	AAT2614IDG-5-T1
1.2	2.8	2.8	1.8	1.8	M2AYW	AAT2614IDG-6-T1
1.2	1.8	2.8	2.8	3.0	M4AYW	AAT2614IDG-7-T1



All AnalogicTech products are offered in Pb-free packaging. The term “Pb-free” means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at <http://www.analogictech.com/aboutus/quality.php>.

**Package Information**
**TQFN33-20<sup>4</sup>**


All dimensions in millimeters.

1. A = assembly house code, Y = year, W = week.
2. Available exclusively outside of the United States and its territories.
3. Sample stock is generally held on part numbers listed in **BOLD**.
4. The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

**Step-Down DC/DC Converter With Quad High PSRR LDOs**

Advanced Analogic Technologies, Inc.  
3230 Scott Boulevard, Santa Clara, CA 95054  
Phone (408) 737-4600  
Fax (408) 737-4611



© Advanced Analogic Technologies, Inc.  
AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.